by electrostatics, where the difference in potential between the FP and the channel defines the depletion of electrons in the two dimensional electron gas (2DEG). The drain voltage when the channel pinches off under the FP, V FP is given by
where −en s is the electron charge density of the channel and C FP is the channel to FP capacitance per unit area. C FP is calculated by the in-series addition of capacitance of each layer. Capacitance of each layer is given by ε/d, where d is the thickness of the layer and ε is the dielectric constant of the layer. In this paper, we demonstrate a FP pinchoff voltage different from (1) that is dependent on the stoichiometry of the silicon nitride deposited onto the AlGaN surface.
In this paper, we investigate the consequence of the leaky dielectric on the effectiveness of the FPs and show that the voltages at which they become effective are strongly influenced by passivation nitride stoichiometry with consequences for device reliability. Effectiveness in this context is the ability of the FP to reduce the lateral electric field at edge of the gate metal, increased FP threshold voltages seen here lead to a doubling of this electric field. This effect is linked to changes in current collapse and leakage through the device.
II. GROWTH AND FABRICATION
Measurements were made on four wafers, which were grown with identical epitaxy. These were 150 mm-diameter GaN-on-Si wafers grown by metal organic chemical vapor deposition with a strain relief layer, a carbon doped buffer and uid-GaN layer, followed by a 20-nm AlGaN layer and a 3-nm GaN cap, giving a total epitaxial thickness of ∼5 μm; 2DEG carrier density was 5.87 × 10 12 cm −2 . Subsequently a 70-nm low-pressure chemical vapor deposition (LPCVD) silicon nitride was deposited using a horizontal LPCVD furnace at 850°C, with an approximate pressure of 100-mTorr. The wafers were soaked in NH 3 before introduction of the dichlorosilane (DCS). The stoichiometry of this silicon nitride was varied between the wafers and was the only difference between the wafers. The stoichiometry was controlled by varying the DCS/NH 3 precursor ratio while keeping a constant gas flow rate. Wafer A received the stoichiometric Si 3 N 4 ratio and the DCS fraction was increased systematically up to wafer D with the highest Si content, given in Table I. Devices and test 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. structures were fabricated using a 650 V GaN-on-Si depletion mode process [13] . All measurements were made with the substrate at 0 V [14] .
III. EXPERIMENTS AND RESULTS
Dynamic resistance measurements were made on Transistors (HEMTs) after a stress condition of V G S = −5 V, V D = 100 V had been applied for 1000 s, these are shown in Fig. 1(a) . A tradeoff between leakage and current collapse is seen as DCS/NH 3 ratio is varied. The high-current collapse in wafer A is reduced in D by increasing the DCS/NH 3 ratio, however this is also seen to increase the off-state drain current seen in Fig. 1(b) . Details of the exact mechanism will be investigated in the future work.
Capacitance was measured in large anode-width Schottky diodes (30 mm) and is shown in Fig. 2 . These had two anode FPs, which extended along the channel, the first (FP1) was deposited after a plasma enhanced chemical vapour deposition (PECVD) Si 3 N 4 of 300 nm, the second (FP2) was after another 300 nm of Si 3 N 4 , giving a total thickness of 693 nm from FP2 to the 2DEG. FP geometry is that of the HEMT in Fig. 3 but here the gate and FPs are in electrical contact, which allows easy capacitance measurements in a structure that is electrically very similar to the HEMT in OFF-state operation. Also plotted is the theoretical capacitance in the case of zero leakage or charge trapping based on (1) using the dimensions of the FPs. The value of each theoretical capacitance step fits the measured values well, however there is strong positive and negative deviation in the FP pinchoff voltages in each of the devices from this theoretical curve. Wafers C and D show a large increase in the threshold voltage of FP1 and FP2 indicating a temporary positive charge storage, whereas wafers A and B show a small negative shift.
Measurements of 100 μm × 100 μm fatFET devices with gate stacks equivalent to the HEMT gate wing, FP1 and FP2 are shown in Figs. 4-6. The negative threshold voltage of these transistors corresponds to the required positive voltage applied to the drain in an HEMT to induce retraction of the 2DEG from under that FP. For the gate wing devices there is no significant threshold change, any change can be explained by manufacturing differences in the thickness, displayed in the inset. A lack of threshold hysteresis or shift here strongly indicates no charge trapping at the AlGaN /LPCVD SiN x interface and that any interface charge here was kept constant between the wafers. In the case of the FP devices, there are both positive and negative shifts in the expected threshold voltages with respect to a purely capacitive model, suggesting multiple mechanisms altering the threshold voltage. In order to monitor this retraction of the 2DEG in a working device, special Schottky gate HEMTs were fabricated. These are HEMTs with an extra Schottky sense-contact positioned under FP2, shown inset in Fig. 7 . This device design has been used in a previous study [15] . Here, this extra contact is biased in current mode such that a small current (10 −7 A in this case) flows from the channel across the forward biased Schottky barrier. The potential measured, V sense , is then within 1 V of the channel potential under this sense-contact. The gate is biased at −7 V to pinch off the channel, source is at 0 V, and the drain voltage is swept to 400 V, with V sense shown in Fig. 7 . Before the 2DEG has retracted past the sense finger the potential measured at that contact should be almost equal to the drain potential (i.e., V sense = V D ). At the point, where the 2DEG retracts past this sense contact the potential will show a reduction in gradient. This knee indicates that the channel potential at the sense contact is no longer in good electrical connection to the drain, thus the potential V sense rises more slowly than the drain potential. It can be seen clearly from Fig. 7 that the wafers with low DCS/NH 3 ratio, A and B, have a sharp knee at around 60 V, whereas high DCS/NH 3 wafers, C and D, have a less well defined knee indicating slower 2DEG retraction and a resultant stronger electric field at the gate edge, broadly consistent with the data of Fig. 6 .
The Schottky leakages are displayed in Fig. 8 . These were measured on 100 μm × 100 μm fatFET devices. There is clear ranking in Schottky reverse bias leakage between the wafers, with leakage increasing from A to D.
As the LPCVD SiN x was the only step, which varied between these wafers the difference in its leakage was measured. Due to the processing sequence this leakage was measured in series with the AlGaN barrier and the results are shown in Fig. 9 . This MIS junction was forward biased to reduce the contribution to resistance from the AlGaN barrier. The AlGaN barrier has a much lower resistance than the SiN x , Fig. 10 . Leakage through 300-nm PECVD SiNx layers measured on metal-insulator-metal structures. The leakage level through the LPCVD layers is indicated for wafers C and D at the point of pinchoff, and this would be the current through the entire stack in the steady state. This current is broadly consistent with the FP1 V th measured, which has been indicated. for example by comparing Figs 8 and 9 at a current of 1 Acm −2 less than 1 V is dropped across the AlGaN. The highest DCS/NH 3 ratio wafer D has ∼ six orders of magnitude more LPCVD SiN x leakage current than the lowest ratio, A. There is significant leakage through this layer for wafers C and D at the point the channel would retract (∼11.5 V), contributing to the higher OFF-state leakage seen in Fig. 1(b) .
The leakage through the 300 nm PECVD layer present in FP1 was measured on a metal-insulator-metal structure and is presented in Fig. 10 . The resistance is higher than for the LPCVD layer due to increased thickness. The minor variation seen here is due to small manufacturing differences. This layer is shown to be very resistive until a voltage of 60 V or more is dropped across it.
IV. DISCUSSION
The key observation is that FP threshold voltages for the highest DCS/NH 3 ratio wafers, C and D, shift to higher voltages with respect to the purely capacitive value implying temporary positive charge storage. This shift can be seen in capacitance and fatFET measurements in Figs. 3, 5, and 6 but is not seen in the gate wing devices plotted in Fig. 4 . We note that the different SiN x layers between the FP and the 2DEG will have different conductivity, so when biased, charge can accumulate within the dielectric stack and this can cause an increase in V FP . A circuit model is shown in Fig. 11(c) . When the charge stored across the combined capacitor of the AlGaN and LPCVD SiN x layers, C GW V GW , is equal to the initial channel electron density, en s , the 2DEG is depleted and will retract from under the FP toward the drain. For a leaky device dielectric this new threshold voltage is calculated by considering the potential across the lower part of the stack, V GW , when the conducting stack acts as a potential divider
This leads to a modified expression of (1) valid in the steady state
where
R label and C label are the resistances and capacitances of each of the layers labeled in Fig. 11(b) . Equation (3) applies when the RC time constant of each of the layers is shorter than the time held at each measurement voltage. Whereas (1) applies instantaneously after switching. An increase in the leakage through the AlGaN and LPCVD SiN x barriers results in R PECVD R GW and so, from (3), V th increases. Each of the layer resistances are field dependent and lead to field-dependent time constants that have been plotted in Fig. 12 , calculated from measured resistances and known thicknesses of the layers. The FP stack will either be described: 1) by (1) if each layer is highly resistive; 2) by (3) if it has reached a steady state; or 3) it will be in a transient state, where the charges and fields in the stack are changing. The RC time constants marked by diamonds in Fig. 12 for each LPCVD SiN x layer indicate the response-time at the electric field required to pinch off the channel, this is very high for wafers A and B, on the order of a minute and above, explaining why (3) applies to wafers C and D only. Fig. 11(a) is a plot of (3) as the ratio of resistances in the dielectric stack, R PECVD /R GW , is varied. This agrees reasonably well with the measured V th values for wafers C and D. For the highest DCS/NH 3 ratio wafers the lower part of the barrier is leaky (AlGaN and LPCVD SiN x ) and the potential is mainly dropped over the PECVD nitride layer, away from the channel, resulting in positive charge accumulating at the PECVD/LPCVD SiN x interface and thus requiring a much larger voltage to deplete the channel. Whereas, for low DCS/NH 3 ratio wafers A and B, the AlGaN barrier and LPCVD nitride are more resistive and the stack responds closer to the purely capacitive model. It can be seen from Fig. 9 that wafers A and B do not have significant leakage across the nitride before the channel in a device is pinched off, at a potential difference of ∼11.5 V, once pinched off any increase in drain potential is dropped elsewhere in the device. Fig. 12 also indicates that the time constants for charge to accumulate across the LPCVD SiN x layer are very long for these wafers at pinchoff. These observations explain the absence of increased FP threshold in wafers A and B; without leakage across this LPCVD SiN x layer positive charge cannot be stored at the LPCVD/PECVD SiN x interface.
This difference in conductivity through the different layers provides an explanation for the hysteresis observed in Figs 3, 5, and 6 i.e., transport to traps rather than the trapping kinetics is the rate-limiting step, in contrast to systems, where the detrapping process is dominant [16] . This model is supported by the lack of shift in the gate wing threshold in Fig. 4 . The positive charge is presumably caused by electrons vacating traps at the SiN x /SiN x interface. For high DCS/NH 3 ratio wafers, C and D, any positive charge stored at the LPCVD/PECVD SiN x interface leaves the structure quickly after a sweep due to the high leakage of the lower part of the stack even at relatively low fields meaning small positivecharge hysteresis. Conversely, when the AlGaN and LPCVD SiN x are more resistive than the PECVD SiN x layer a negative charge can become trapped at the LPCVD/PECVD SiN x interface due to leakage in the PECVD SiN x under high electric fields, this charge cannot quickly escape the structure as the time constants when in this state are much longer, layers only conduct under high electric field via a Poole-Frenkel mechanism. The negative-charge hysteresis and V th shift seen in Figs. 3, 5, and 6 can be explained by this mechanism. In this paper, we have considered charge storage above the channel, charge storage in the GaN:C buffer can cause a dynamic ON-resistance [17] .
Methods for controlling current collapse and leakage in the AlGaN/GaN HEMTs include gate edge shaping [18] , optimization of the buffer [19] , and optimizing epitaxial thickness [20] . Modifying the stoichiometry of the LPCVD SiN x provides an additional parameter, which should be considered when optimizing devices for current collapse and leakage. However, this SiN x can change the OFF-state lateral and vertical electric field profile due to enhancement of FP pinchoff voltages, this effect should be considered when maximizing reliability with FP structures.
V. CONCLUSION
The LPCVD silicon nitride's DCS/NH 3 ratio has a strong effect on FP pinchoff and has an influence on the currentcollapse and leakage tradeoff in GaN HEMTs. Changing the nitride stoichiometry changes the dielectric leakage, and in a multilayer dielectric stack this will modify the FP threshold voltages, introduce an unwanted time dependence and alter electric field control in the channel, modifying FP optimization.
